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ABSTRACT

In

this

dissertation,

the

optical

application

of

silicon

micromachining technology was investigated in order to create the threedimensional microstructures that can be used as the components for the
MOEMS prototype. These microstructures were designed and fabricated by
utilizing com er compensation techniques and silicon bulk micromachining
technologies. The fabricated microstructures are silicon mirror arrays that
have a 1250 pm etch depth and through-holes across the OE-MCM
substrate that has sixteen-fan-out OCDN on front side and a 1mm
thickness.
Guided-wave OCDN on MCMs are designed and fabricated to meet
the high-speed clocking requirements of next-generation digital systems
through a realization of superior network bandwidth, low power
consumption, and large fan-out capabilities.
Two fabricated components were assembled to build the MOEMS
prototype. From the fiber-to-waveguide b u tt coupler, the light signal is
launched on the waveguide core, and the signal travels and splits along
the waveguide. Then, the light signals reflect at the micromachined silicon
mirrors which are located in the sixteen fan-out nodes. This device was
characterized by measuring the excess loss at the sixteen fan-out nodes at
the wavelengths of 1310 nm and 1550 nm. The results show low loss
signal propagation and signal uniformity.
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CHAPTER 1

INTRODUCTION

Background

Silicon M irrnm arhining
Silicon micromachining is the process of creating microstructures in
silicon by m eans of photolithography and chemical or physical etch. There
are three technologies in micromachining: bulk micromachining, surface
micromachining, and LIGA process.
Bulk micromachining, used to selectively remove silicon from
substrates, has been applied in the fabrication of micromachined sensors,
actuators, and m icrostructures [1J. Since the silicon can be micromachined
precisely by anisotropic etchants, whose etching rates depend on the
crystal orientation, bulk micromachining utilizes the etching selectivity
between {111} planes and {100} or {110} planes [2-4]. There are two types
of bulk micromachining techniques depending on the state of the
etchants:

chemical wet

etching and

dry micromachining.

In dry

m irrnm arh in in g , chemically active spedes collide with the substrate. This

collision removes the substrate ion, atom or molecule. It even produces
delicate m icrostructures, but it requires an expensive facility. Dry
m irrnm arh in in g is particularly amenable to single-wafer processing, and

for practical reasons etching depth is usually limited to depths of less

l
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than 20 fun [5]. Therefore, traditional bulk micromachining (wet chemical
etching) is preferred for the fabrication of thick and high aspect ratio
microstructures.
Surface

micromachining

is

the

fabrication

process

of

the

micromechanical structures by deposition and etching of thin structural
and sacrificial films. There are several advantages and trade-offs between
surface micromachining and bulk micromachining technologies. Compared
to the bulk micromachining technique, the surface micromachining
m ethod does not have enlargement effects so the improvement of device
density is expected. The increased throughput reduces the cost of
individual devices and makes the development of merged integrated
sensor/microelectronic systems economically feasible [6]. In addition, the
optical applications of the surface micromachining have been reported
recently [7]. However, the biggest disadvantage of surface micromachinng
is th at it is limited to thin films.
A variety of high aspect ratio microstructures can be fabricated by
using

the UGA process

th at

utilizes

a combination

of surface

m irrnm arhining and metal electroplating. The fabrication m ethod of the

UGA process for micro-optical elements has been presented by many
researchers [8,9].
MEMS
The most important goal of micromachining technologies is the
ability to create higher performance with smaller and more functional
measurement, instrumentation, and control systems. These systems may
include sensors, actuators, and electronics or a combination of them,
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implemented using batch fabrication technologies typically used in
integrated circuits [10-12].
Micro-electro-mechanical-systems (MEMS) are integrated micro-scale
devices or systems that utilize both electrical and mechanical components.
Two main categories of MEMS are sensors and actuators. Both of these are
special types of tranducers, which are devices that convert one physical
quantity to another. Therefore, the sensor is considered to be a device th at
converts a physical quantity to an electric signal, and the actuator is
considered to be a device that converts an electric signal to a physical
quantity. In Table 1-1, types of sensors are listed. Electrostatic actuators
such as comb drives and micromotors, piezoelectric actuators, therm al
actuators, hydraulic actuators and microstimulators, are all considered
actuators.
Optical Applications of Silicon Bulk M irrnm arhining
When MEMS technology is applied to optics, it can extend the
functionality of optical devices and m iniaturize the optical systems. The
miniaturization and integration of optical and optoelectronic systems can
improve the performance of these system s with a reduction in size and
cost, very similar to IC fabrication technology in the recent technological
revolution. Since micro-optical elements such as mirrors and actuators can
be monolithically integrated on the same substrate using a batch process,
micromachining technology brings many opportunities for the application
of optoelectronic systems [13-16].
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Table 1-1. Microsensors
Sen sor T yp es

Thermal Sensors

Radiation Sensors

Chemical Sensors

Mechanical Sensors

E xam ples

Thermocouples
Thermoresistors
Thermal flow-rate sensors
Photodiodes
Phototransistors
Charge coupled devices (CCDs)
Pyroelectric sensors
Integrated Optics
ISFETsensors
Enzyme-based biosensors
Microelectrods for neurophysiology
Piezoresistors
Piezoelectric sensors
Capacitive sensors
Optical sensors
Resonant sensors
Accelerometers
Pressure sensors

* Available from internet: http://www.dbanks.demon.co.uk/ueng/
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The basis for the MEMS technologies is micromachining, which
involves the fabrication of mechanical structures in the micron to
millimeter range. Wet chemical anisotropic etching of silicon is one of the
key technologies of silicon micromachining, and it is also referred to as
“bulk m irrnm arhining" since significant amounts of silicon are removed
from a substrate in this technology [1,171.
Wet chemical anisotropic etching was used

to

create

the

microstructures in this dissertation. Two different microstructures were
fabricated. These are the silicon micromachined mirror array and the
through holes across the optoelectronic multichip module (OE-MCM). The
silicon mirror array, which has a convex structure, is used for optical
signal distribution. The fast etching planes determine the shape of the
silicon micromachined mirrors. The through-hole is a concave structure,
and its final form after etching is determined by the slow etching planes
[17-21].
There is an optical waveguide network on the MCM substrate. Figure
1-1

shows the optical waveguide network and

the locations of

input/output (I/O) couplers on the front side of the MCM substrate. The
optical waveguide network is composed of bending sections and branches
such as Y-splitters, even though it looks like it consists of all straight lines
in Figure 1-1. The back side of the substrate is patterned with oxide
openings at the same location of the I/O pads on the front, but the
openings for bulk micromachining have larger dimensions than those on
the front side. The through-holes are formed by etching both sides
simultaneously to accommodate the silicon mirror array. Figure 1-2 shows
a diagram of the micromachined silicon mirror array.
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Figure 1-1. Front Side of The OE-MCM Substrate
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Figure 1-2. Micromachined Mirror Array
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Core of Waveguide

Figure 1-3. MOEMS Prototype after Assembly.

MCM Substrate

Figure 1-4. Silica Glass Waveguide Layers (a: Upper Buffer
Layer, b: Core of The Waveguide, c: Under Buffer Layer).
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The micromachined silicon mirror array and the through-holes across the
OE-MCM are combined and used for I/O couplers on the OE-MCM [22-25].
Figure 1-3 shows a side view of the micro-opto-electro-mechanical-systems
(MOEMS) prototype after assembly. The beam comes from the core of the
waveguide, and reflects at the mirror's surface, and then goes to the
detector.
The optical waveguides are composed of symmetric, three layers,
and the structure of the layers is shown in Figure 1-4. The photonic
integrated circuits (PIC) for the optical clock distribution network (OCDN)
have been designed by considering the following requirements: PIC sizes
determined by the m inim um bending rules, waveguide and coupling
excess losses, and distribution of equivalent powers at the clock fan-out
nodes.
OE-MCM
The multichip module (MCM) is a new packaging approach in which
multiple bare chips are mounted and interconnected on a substrate. Some
of the problems such as propagation delay, packaging, and power
dissipation can be solved by using MCM technology [26-28]. But other
problems such as electromagnetic interference, number of chip I/O pads,
and m axim um

interconnection density remain even in the MCM

en viron m en t for high speed digital applications. Optical interconnects are

a potential solution to these problems [29-33]. There are two types of
optical interconnections: guided-wave type and free-space type. The
guided-wave type is superior to the free-space type in coupling efficiency,
compactness and mechanical stability [34,35]. In this project, high silica
glass guided-waves are used as optical interconnections for the global
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signal distribution [36,37].
Research Objectives
The objective of this research is to build a MOEMS prototype by
using bulk micromachining technologies. The fabricated MOEMS prototype
is a guided-wave optoelectronic clock distribution network on MCMs,
which utilizes

silica glass waveguides and micromachined silicon

microstructures.
The micromachined m icrostm ctures include a silicon mirror array and
the through-holes across the MCM substrates. Since these microstructures
require very deep etch depths (1000 - 1300 nm), the design of a mask layer
that prevents the comer undercutting is the main objective. These
micromachined silicon m icrostm ctures are used as optical I/O couplers on
the OE-MCM.
The optical waveguides are used for optical interconnection within the
MCM. The optical waveguide networks contain many components, such as
bending sections and branching waveguides. Therefore, the investigation
of these waveguide components is also an objective of this research.

O utline o f th e D o c u m e n ts

Chapter 2 presents the mask layer designs for high mirrors that
need com er compensation techniques, and for deep through-holes. The
fabrication method of the 45° m irror is also introduced. Chapter 3
describes the waveguide network on MCM substrate, including the bending
loss theory and branching components. In Chapter 4 experimental
procedures for the fabrication of the silicon mirror array and through-
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holes across MCM substrate are explained in detail. The measured
experimental data, assembled structure, excess loss measurements and
characterizations are also covered. Finally, Chapter 5 contains conclusions
and recommendations for future work.
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CHAPTER 2

BULK MICROMACHINING OF SILICON

Silicon micromachining technology has been used to create threedimensional microstructures on silicon substrate in order to form Vgrooves for optical fiber alignment and construct micro-optical elements
such as mirrors and through-holes. Through-holes and tall mirrors are
fabricated

to

build

MOEMS

through

this

dissertation.

And

Tetramethylammonium hydroxide (TMAH) is chosen as an etchant for bulk
micromachining. Since TMAH is an organic material, it is a potentially ICcompatible etching agent as well as a nontoxic material. Some potential
drawbacks of TMAH are high undercutting ratios, surface roughness on
the (100) plane, and limited published results [38-40]. Another popular
etchant is an aqueous solution of potassium hydrixide (KOH) with
concentration ranging from 10 to 50%. However, the selectivity over silicon
dioxide is less than 500 at various concentrations, which is not quite
enough for masking during long etches [6].
In this chapter, the mask layer design of microstructures and the 45°
m irror fabrication method

are explained, and wafer preparation,

fabrication procedures and results are covered in chapter 4.

12
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Mask Laver Design for Mirrors
It is known that there is comer undercutting at the convex comer in
the anisotropic etching of (100) oriented silicon wafers [2,4,41,42]. There
are two methods that can be used to correct for com er undercutting [43].
The first one is the addition of compensation patterns to the mask comers,
and the second one is the tilting of the mask side w ith respect to the wafer
flat by a small angle.
Since the second method is not the efficient way for a given facility
with limited functionalities, the first method is chosen to fabricate the
mirrors that have m esa structures, and it can be used for guiding the
optical signal. Figure 2-1 shows the desired shape of mirror. The required
etch depth is 1200 ~ 1300 inn, and N-type, 3-inch, 2mm thick wafers are
used to create these particularly tall structures.

1200 1300|xm

(a) Top View

(b) Side View

Figure 2-1. Diagrams for Mirrors
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Many types of com er compensation design have been presented. All
of the different com pensation structures were created based on the fastetching planes [17]. Several methods to com pensate comer undercutting
have been presented by many researchers. M.M. Abu-Zeid added rectangles
to the comer of th e square mask pattern and Xian-Ping Wu and Wen H. Ko
used triangles, an d H. Sandmaier and H.L Offerins attached <110> oriented
beams and <110> oriented squares to make the sharp comers [43-47]. But
these designs were devised only to use a specific etchant (usually KOH),
not

for

other

etchants.

Since different

etchants

show

different

characteristics such as different lateral etch ratio, their designs could not
be adopted directly for our bulk micromachining, which uses TMAH as an
etchant. Therefore, a m ask that has several test structures was prepared
for obtaining the information required to design a comer compensation
structure. Figure 2-2 shows the mask layer w ith different structures. Using
the below test structures, the silicon wafer etched at 70°C. This
experiment shows the high lateral etch ratio and relatively slow etch rate
into the <100> direction. After several experiments, we concluded that
85°C is an optim um etching temperature for our mirror fabrication,
considering both surface quality and etch rate. At this particular
temperature, the etch rate is 25 - 27 jim /hr and the lateral etch ratio is 6.8
~ 7.2.
It has been reported that the m ain beveling planes at undercut
comers are all {212} planes, whether KOH or hydrazine or EPW solutions
are used as etchant [44]. That means the fastest etching planes do not
depend on the etchant but on the atomic density. Therefore, the lateral
etch ratio and target etch depth can be the m ain design parameters
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Figure 2-2. Mask Layer for Test Structures
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Figure 2-3. Comer Compensatioii Structure
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regardless of the etchants used. The first designed comer compensation
structure is showed in Figure 2-3. In this design, square patterns are added
to the mask com ers to correct the com er undercutting. The comer
compensation structure is based on M. M. Abu-Zeid's model [43 J.
But the above m odel did not work exactly for our case because of
the alignment error and imperfect flatness of the silicon wafer. The
maximum attainable etching depth was 400 jun with this mask layer
design for our case, because of the each m irror's location in the silicon
mirror array. Figure 2-4 shows the photograph (by using stereo
microscope) of the fabricated mirror. It shows the top plane in mesa
structure, and it shows the hillocks on the (100) plane. This is one of the
disadvantages of TMAH. Since TMAH produces smooth side the {111}
planes that are used as mirrors, the quality of (100) surface has nothing to
do with the mirror usages.
To obtain the 1200 ~ 1300 |im height mirror, the design shown in
Figure 2-3 was changed. Simply speaking, the length of the beam should be
longer to get the target etch depth. But, the wafer has a limited area for
the 16-mask opening with 8 beams each to be located. Therefore, 4 beams
per m ask opening were removed to prevent the overlapping of beams due
to each mirror's location for the alignment with the through-holes. To
simplify the design, the width of the beam was changed to narrow and the
beam length was decided to have value of around lateral ratio times target
etch depth. Figure 2-5 shows the com er compensation structure for the
mirror that is supposed to be used in the dissertation. Four beams are
attached to the squares.
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Figure 2-4. Fabricated Mirror

R ep ro d u ced with p erm ission o f the copyright ow ner. Further reproduction prohibited w ithout p erm ission.

19

Stopping the etching process properly before the comer structures
start to collapse is one of hardest jobs in mirror fabrication. Thus to easily
find the stopping point of etching, the left side of the arms are designed
longer than the right hand side arms. The etching process is stopped when
the short-arm side of the comer structure begins to collapse. Since only
one side plane of the four side planes in the mirror structure is used for
the guiding optical signal, this design pattern was possible.

a. 1800 |im
b. 1100 jim
c. 975 jun
d. 350 ixm
e. 9315 jim
f. 8615 jim

e

Figure 2-5. Comer Compensation Design
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Figure 2-6. Mask Layer for Symmetric Sixteen Mirrors
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Mask Design for Through-Holes
As opposed to a convex structure such as a mirror structure, a
through-hole is a concave structure. The forms resulting from concave
structures are dominated by slowly etching planes [171. Since silicon
belongs to the diamond cubic crystal structure, the (111) plane has a very
high atomic packing density, and (100), (110) planes have low atomic
packing densities. Therefore, micromachined structures are bounded by
high atomic density planes. Figure 2-7 shows the {111} planes after
micromachining of silicon.

Silicon dioxide

{111} planes

Silicon Wafer

Figure 2-7. Micromachined Silicon Substrate
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In the above figure, a mask opening is aligned to the <110> direction, and
54.74° has come from the following simple vector algebra:

9 = COS~l

where 0 is the angle between (111) plane and (100) plane.
If the silicon substrate is immersed in an anisotropic etchant such as
TMAH, etching will proceed in the <100> direction until the etch front hits
the {111} planes, intersecting the (100) plane at the edge of mask opening,
and the etching will stop as in Figure 2-7 [41]. hi bulk micromachining, the
required area on the silicon wafer surface is larger th an actual device size
because of the anisotropic wet chemical etching characteristics. The
diagram in Figure 2-8 explains this characteristc.

a

Figure 2-8. Geometry of an Etched Pit
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In Figure 2-8, a is the m ask opening, b is the width after some amount of
etching, c is the etching depth after some am ount of etching, and e is the
etching depth when the etching ceases. The etch depth to oxide opening
ratio is 0.707. And the relation between a, b and c can be driven as follows:

. —
(a -b )

where 9 i s5 4 .7 4 ° .
2

a -b = ^-= j2 c
tan#

- = — ^-=ra £ + V 2c

- = 0 .7 0 7 , i f b = 0
a

From the above equations, we know the enlargement effect of bulk
micromachining. Therefore, the width of the oxide opening should be
1.414 times larger than the actual device feature size. With this concept, a
mask layer for back side opening squares was designed, and special
alignment marks were used for m in im isin g the alignment error. Because
the front side of the substrate is covered with silica glass, it is hard to see
the alignment mark on front side of the substrate even though the IR
aligner is used for the back side lithography. Figure 2-9 shows the
dimensions and shape of the mask layer design.
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5000 jim

2000 jim
4000 jim
40 jim

T
Figure 2-9. Mask Layer for Through-Holes
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Figure 2-10. Mask Layer for Sixteen Through-Holes
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Fabrication of 45° Mirrors

In integrated optic devices, the purpose of the m irror is to change
the direction of the guided beam. Compared to the 54.74° mirror, the 45°
m irror

provides more accuracy in guiding the beam. There are two

m ethods to fabricate the 45° mirror. One is to reveal the {110} planes on
(100) silicon wafer, and the other is to use a 9.7° off axis (100) silicon
wafer [48,49]. fa our project, the second method was used to create the 45°
mirror. Figure 2-11 shows the geometry of the off axis (100) silicon wafer.

<ioo>
9.74°

<L10>

direction

a

(a) Cutting direction

(b) Side view of a off axis wafer

Figure 2-11. Geometry of Off Axis Silicon Wafer
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The dot lines, which are slanted 9.7° to <110>, indicate the wafer cutting
direction. From the above figure, the front surface can be easily recognized
by investigating the edge side. Since there is no m ark on the silicon surface,
determining which one is the front side is very important for designing the
45° mirror. Figurer 2-12 shows the angle of mirror plane with (100) surface.

(a) Regular silicon wafer

< 110>

(b) Off axis silicon wafer

(c) Top view

Figure 2-12. Location of 45° Mirror
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The hatched region on the above figure is the plane that has a 45° to the
(100) surface. The opposite side has a 64°. The figure shown below
displays the necessary location of the 45° mirrors and the direction of the
incident beam.

/
ynnnUU

v

inrr

Wafer flat

Incident beam

<L10>
Figure 2-13. D irection o f Incident B eam to 45° Mirrors
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To achieve the desired location of the 45° mirrors, the wafer should be cut
and flipped over parallel to the flat, and each piece of wafer should be
bonded to the pyrex glass. Figure 2-14 shows the 45° mirror on the topside
and 64° mirror on the bottom. It also shows the attatched comer
compensation beams, which are slanted.

Figure 2-14. 45° Mirror During Bulk Micromachining
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CHAPTER 3

INTEGRATED OPTIC WAVEGUIDE

To distribute the global signal within the m ulti chip module (MCM),
guided-waves using a silica glass optical waveguide were designed,
fabricated and characterized. The single-mode, step-index, buried-type
silica glass waveguide networks were designed by utilizing H-tree network
configuration and 3 dB Y-branching beam splitters to minimize the
propagation losses and clock skew [50-53]. The Y-branching for 3 dB
coupling has been selected due to its polarization and wavelength
insensitive characteristics.
The silica glass optical waveguide networks are deposited on the
silicon wafers using flame hydrolysis deposition (FHD) processes. The
photonic integrated circuits are composed of three layer silica glasses and
the waveguide is designed to be symmetric, single-mode, step-index, and
buried type. The waveguide is formed, using silica glass layers with the
varying refractive indices, by differing impurity doping levels in the silica
glass. The channel waveguide has been form ed using the reactive ion
etching (RIE) process. The cross-sectional dimension of the waveguide is 6
fim by 6 nm, and the I/O coupling sidewall has been designed to be 1200
}im by 1200 nm to accommodate the silicon m irror arrays. The fabricated
optical waveguide network is characterized by measuring the excess losses
at the wavelength of 1550 nm.

30
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Planar Waveguide

The channel waveguide, which is symmetric, and has a single-mode,
was used as an optical interconnection within the MCM. Channel optical
waveguides differ from planar waveguides in that they have additional
transverse direction field confinement. But the investigation of planar
waveguide theories is necessary to understand the wave propagation
phenomena, hi this section, cutoff frequency and cutoff thickness of the
waveguide core at different wavelengths are calculated based on the planar
waveguide theories. The design param eters and structures are shown in
Figure 3-1.

MCM Substrate

Waveguide Core
(n2= 1.4565, d=6 um)

Upper Buffer
( nl= 1.4468)
Lower Buffer
’(n3=1.4468)

Figure 3-1. Silica Glass Waveguide Substrate
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The space between waveguides shows the I/O coupling side wall and
reveals that the core diameter is 6 jun. This waveguide network is used at
the wavelength 1550 run. Using the above parameters and a guidance
condition for a symmetric waveguide, propagation mode is found
graphically.

(3-1)

where k2x = ^a>2f/Qe2- k 2 , d is a diameter of the core, and a x is decay
coefficient. The above guidance condition was drived under the
assumption: (1) z is the direction of propagation, (2) the waveguide core is
located between x = -d/2 and x = d/2, and (3) there is no field variation
along the y direction. Figure 3-3 shows the graphical solution to the above
equation.

A x
x =+• d/2

1

x = - d/2

3

n2 >nx,n~

Figure 3-2. Three Layer Waveguide.
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Graphical solution to the grtfence conation
left-hand side of equation (3-1)
at the aexelength of 1310ran
at the wawlengtti of 1S50nm

0.5

2.5

4.5

Figure 3-3. Graphical Solution of the Guidance Condition

R ep ro d u ced with p erm ission o f th e copyright ow ner. Further reproduction prohibited w ithout perm ission.

34

The intersection point in Figure 3-4 represents the allowed solution.
According to the graphical solution, only one mode is propagating in the
optical waveguide network at two different wavelengths. But Figure 3-3
shows that the plot of the right-hand side of the equation (3-1) at 1310 nm
wavelength is placed to right of the plot at 1550 nm. This m eans
increasing frequency can introduce more propagating modes. Tables 3-1
and 3-2 show the cutoff thickness of core and the effective refractive index
at two wavelengths for given refractive indices (n l and n2) and core
diameter (d).

Table 3-1. Cutoff Thickness
wavelength

nl

n2

Cutoff thickness

1.31 jun

1.4468

1.4565

3.9031 nm

1.55 |im

1.4468

1.4565

4.6182 nm

Table 3-2. Effective Refractive Index
Effective
wavelength

nl

n2
Refractive Index

1.31 nm

1.4468

1.4565

1.4545

1.55 nm

1.4468

1.4565

1.4540
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Channel Waveguide
Channel waveguides have additional confinement in the transverse
direction, so they give the desirable device characteristics. Channel
waveguides are used in many active and passive devices of integrated
optics, including lasers, modulators, switches and directional couplers [54].

Channel Waveguide Types
Generally, there are four types of channel waveguides. Figure 3-4
shows channel waveguide structures.

tT-FTr? "i

(a) Buried Type

(c) Ridge Type

(b) Strip Type

(d) Strip Loaded

Figure 3-4. Various Types of Channel Waveguides
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The analysis of a channel waveguide is generally a complicated problem,
and different approaches are used for each type. Since the analysis of the
channel waveguide requires solutions of partial differential equations,
powerful computers are necessary to obtain numerical solutions such as
finite element (FE), finite difference (FD), method of lines (MoL) [55].
Although numerical methods are required to obtain the solutions, there
are several approximations such as effective index method an d Marcatili's
m ethod [56,57].
Radiation Bending Loss

When guided wave optoelectronic interconnections are designed on
a single chip or multichip to make the signal distribution, sometimes
bending sections are required. In this region, power loss happens because
there is a change in propagation. In this section, the theory of bending loss
and a new design for the bending section are introduced. Many bending
loss theories and improved structures have been presented [58,59]. In this
section, we followed Donald Lee's approach.
Changes in propagation direction within a waveguide cause a
portion of the power to be radiated away from the guiding layer. Figure 3-5
shows the bending section of the waveguide. If the phase velocity
( vp = colk. ) is measured along the axis of the bend under the
approximation of R -► « , this would be equal to the tangential velocity at
R from the center of the curvature.
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Figure 3-5. Bending Section of the Waveguide [58]
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(3-2)

In the upper buffer layer, the above equation changed as follows:

(3-3)

By combining the equation (3-2) and (3-3), xr is given in term s of the
waveguide param eters by

X,

(3-4)

As the guided mode enters the bending section, the portion of the
evanescent tail beyond xr cannot travel as fast as the guided mode and so
it splits away from the guide and radiates into upper buffer layer. If we
assum e th at the rate of loss of total power contained in the waveguide at z
is proportional to the power contained in the mode at that point, then

(3-5)

where P(z) is the total power contained in the mode at any point z along
the bend, a is the proportionality constant.
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The above equation has the solution

P{z) = /’(OK*

(3-6)

and a is identified as the exponential decay constant. To compute the
attenuation, equation (3-6) is solved for a.

= dP(z)!dz
P{z )

(37)

If the amount of power lost between the z and z +

az

is defined as PL,

then for small Az, a is approximated as

a =

JjSEL

(3-9)

AzP(z)

p

And the quantity — can be obtained following way:
Az

PL ________ power contained in tail at z ______
Az distance fo r power in tail to radiate away

^

Az can be estimated by treating the portion of the waveguide field beyond
x = xr

radiating aperture as shown in figure 3-6.
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A 0/2
eff

Figure 3-6. Radiation Aperture for Fields on a Curved Waveguide [58]
In upper buffer layer, the dispersion relationship is
(3-11)

kz2 + k ;2 = k 2

If kz « k y , the corresponding angular spread A0 is given by

tan

A0
2

A0_ _ kx
2
k,

a xXy
2/r

therefore,

Az

eff
=

axAy

_

X

az kx
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Since the field at the aperature varies as e ^ , the aperature width can be
l
approxim ated as W - = — .
ar
To find the exponential decay constant, ^(am ount of power lost between
the arbitrary planes z and z + Az) and P (z) (total power contained at any
point z along the bend) should be derived. The power radiated away per
unit length along z is

t

90

PL = ^R e \ { E x H m) z d x

(3-13)

And the total power is

P=

-R e ](£x
2 -<o

*).£<*:

(3-14)

For the fundamental mode on the symmetric slab waveguide,

- R e k x t f ’Vf = — 1£ I2
2
'
2ojfi0l y|

(3-15)

Using an equation (3-15), PL an d P expressed as follow.

PL =

k*
\A\2 cos1(k2zd / 2 ) e a*(J~Zx')
actyi0a x

(3-16)

( 3
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where A is the amplitude coefficient. Therefore a is expressed as

a = - ,gj ^ , cos2(k2xd / 2)ea'd exp(-2az(k. - k x)R/kx]
7t\axd +2)

(3-17)

The above equation can be written as the functional form

(3-18)

where C, and C2 are independent of radius R. When only a single-mode
is guided, the propagation constant k. can be approximated as follows.

kz =

2+ ax2J Z = Ar,(l + a 2! k 2) n = *, +

(

3

-

1

9

)

In this case, C, and C2 are expressed as
C, = a .2/ kx
C2 = a x / k 2

The quantity ax can be obtained in terms of the waveguide parameters.

ar = v W l- l

(3-20)

where v is the frequency parameter that is related to the normalized film
thickness.
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f 2

\

(3-21)

v = kxd
v">

y

Figure 3-7 shows the attenuation as a function of bending radius at two
different wavelengths. From the figure 3-7, it is noted that radiation loss
increases exponentially with decreasing bending radius. In integrated optic
devices there are limited available spaces, so a bending radius cannot be
increased beyond a specific point to further reduce the radiation loss. To
solve this problem, a new bending design was suggested. Figure 3-8 shows
the bending section of the waveguide, which consists of many segments
[59].
Attenuation as a function of Bendng R adus
7

atwavelengft 1550
atwavetengh 1310

6
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■o

3

2

1

00
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1
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Radus of Curvature (mm)

2.5

3

Figure 3-7. Attenuation as a Function of Bending Radius
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R-d

R+d

Figure 3-8. New Bending Section Design
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Y-Rranrhing W aveguide

A single-mode Y-branching waveguide is used as a power divider or
combiner [60-64]. Figure 3-9 shows the structure of the Y-branching
waveguide.

w

2w

26
Tapered Region

Figure 3-9. Y-Branching Waveguide Structure.
A Y-junction consists of a single-mode input guide that is gradually
separated by a tapered region into two similar single-mode ouput guides.
When light is incident from the one-waveguide end, the gradual taper of
the waveguide width causes the light to spread with m ost of the power
staying in the lowest-order mode of the waveguide. As this light is incident
on the two-waveguide section, the incident light is divided and equal
amounts of power propagate in the two branches with some scattering
loss at the junction [61].
Since the operation of this device is complicated, it is useful to see the
characteristic modes of the entire structure at each end [62].
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Antisymmetric

Supermode

r

Input

Guide
Mode

Symmetric
Supermode

Figure 3-10. Characteristic Modes of a Symmetric Y-Junction [62]

The left side of the structure consists of one single-mode guide that
supports a characteristic mode with a transverse field distribution

(3-22)

Ec(x,y) = E{x,y)

The right end of the device consists of two similar single-moded guides
separated by a distance S. The transverse field patterns are

E ru

(*,y) = E(x - S / 2 , y )

and

(x,y) = E(x + S / 2 ,y )

(3-23)

where ERU and Ew are transverse patterns of the upper and lower
guides. The combined structure at the right hand end can be thought of as
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a composite guide that supports its own characteristic modes, known as
supermodes. Since the structure is symmetric, we shall assum e that the
supermodes are symmetric and anti-symmetric field patterns. These
patterns are labeled E^ and

em .

Therefore, at the right-hand end of the

device, we assum e that the combined structure can support two guided
supermodes of the form:

E rs (x’ y) ~ E r u

+ Em

E ra( x »y ) ~ E r(j

(3-24)

Figure 3-10 shows the response to an input to the single guide at the left
end. At some reference point near the input, the transverse field can be
taken as

Em = a,„EL(x,y)

(3-25)

where am is the input mode amplitude. According to the theory of local
normal mode, the single input gradually converts into the symmetric
supermode in the tapered region. Because the taper itself is symmetric, no
anti-symmetric modes can be excited. At some reference point near the
output, the transverse field can be w ritten as

Eo«Xx,y) = a^Egsfay)
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50 %
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*

100 %

50 96

) — *
Symmetric
Supermode

Figure 3-11. Excitation of a Y-Junction at the Left End [62]

Assuming 10096 efficiency, the field amplitude can be calculated. The input
power is given by

(3-27)

where (3 is propagation constant and (£,£) = £ £ 2<£c. While the output
power is

(3-28)

If the two output guides are sufficiently far apart, equation (3-28) can be
approximately written as follows:
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Pout —{fiI2o)[i0)aout {(ERu,Eru}+ (Eri..Erl)}
(3-29)
= 2 { f i !2 c o fiti)o o m 2 { E , E )

where we have assumed that {Eru , ERU) ~ 0. From equation (3-27) and (329),

( 3 ‘ 3

0

)

Equation (3-26) can be reexpressed as

Eoufay) = [aMt f l ]ERU{x,y)+(aM/ y f ljE ^ f a y )

(3-31)

The equation implies th at the Y-junction divides the input equally between
the two output guides. The derivation of equation (3-31) follows Richard
Syms and John Cozens's book. The operation as a power combiner was
described by these researchers [62,65].
Directional Coupler
Directional coupler is a fundamental element in optical integrated
circuits (OIC) and forms the basis of many distribution networks [66-68].
Figure 3-12 shows the typical four-port directional coupler.
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Channel A
4

1

z=0

z=L

Channel B

Figure 3-12. Directional Coupler

The coupling of light between two channel waveguides A and B
occurs when light propagates as long as the separation between two
channels is small. By using coupled mode theory, output powers a t port 2
and port 3 can be expressed as [581

c « r sin2(Sz)
s2

(3-32)

2
,2 s)

sin2(& ) + cos2(Sz)

(3-33)

where C, PA , PB. Pm and S are the coupling efficiency, output power at
port 2, output power at port 3, input power and the separation between
two identical channel waveguides, respectively.
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Ak and S are given as
Ak = k u - k :B

S=

Under phase-matched conditions (Ait = Oand CAB = CBA = C),

Pa(z)~ Pin sin2(Cr)

P3 (Z) = Pm COS2 (Cz)

(3-34)

(3-35)

Equations (3-34 &3-35) indicate that the length Ljc required for total
power transfer under phase-matched condition. From equation (3-34)
s'm(CLJC) = 1

Light will completely couple from one waveguide to the other at integral
multiples of Ldc . For making 3 dB couplers, coupling length is adjusted as
follows:

(3-37)
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For non-phase-matched condition (Ait * 0), complete power transfer
cannot occur.

The maximum power transfer to channel A occurs when Sz = y .

P

=P

»Ca<l

■—

C ^C g t + A£ / 4

(3-38)

From the above equation, we know that power transferred to channel A
depends on phase mismatch (Ait). The appreciable power transfer requires
th at [381

\Ak\ < 2^C abCba

(3-39)

Fiber-to-Waveguide Couplers
One of the key elements of an integrated optic system is the coupler
that transfers the optical waves between a fiber and a waveguide of the
OIC [691. The coupling efficiency depends on the overlap integral between
the field profile of the incident wave and the modal profile of the guided
mode [70]. In this section, the discussion of b u tt coupling, and grating
couplers is presented.
Butt Coupling
Butt coupling is the process of forming the junction between
entirely different guides. The fiber may be directly butted in contact with
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the waveguide, without any interfacing device, in an end-on alignment [69].
Fiber-to-waveguide butt coupling has a high efficiency coupling, if the
numerical aperture, the field profile, and fiber-to-waveguide alignment are
matched. Since both optical fiber core and channel waveguide core have
the dimensions around few micro-range, it is very difficult to align them.
The silicon V-groove technique has been introduced to align a
channel waveguide with a single-mode optical fiber [71], Sheem and
Giallorenzi showed the alignment between 3 jam channel waveguide core
and 4.5 pm fiber core using two-dimensional groove pattern on a silicon
wafer. Figure 3-13 shows the schematic diagram of the alignment.

FIBER S FIBER A

LiNbO-i or LiTaO

Figure 3-13. Fiber-to-Channel Waveguide Using Silicon Grooves [71]
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Grating Coupler

Incident Beam

Reflected Beam

Guided Mode

Film

Transmitted Beam

Figure 3-14. Grating Coupler
The structure of the grating coupler is shown in figure 3-14. The
grating coupler produces a phase matching between a particular
waveguide mode and unguided optical beams which is incident at an
oblique angle to the surface of the waveguide [69]. The operation of the
grating coupler is understood on the basis of the coupled mode theory.
But there is an additional aspect because of its periodic nature. Therefore,
the propagation wave vectors in the grating have the form [72]

27ZV

(3-40)

Pgr ~ Po +

where and v = 0, ±1, ±2, ± 3,..... d is the periodicity of the grating. The
fundamental factor

is approximately equal to the propagation in the
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guide. The phase m arc h in g condition between grating-waveguide region
and the air is given by [72]

kasin0 =

(3-41)

where ka is the wavevector in air and 0 is the incidence angle.
The main advantage of the grating coupler is that it can be the
integral part of the waveguide structure, however its coupling efficiency is
not as good as the prism coupler because of the transm itted beams.

Test Results and Characterizations
The actual power available to the detector is determined by the
source power and the losses throughout the distribution system [25]. In
this system, the power is required to be split equally and transferred to
sixteen-fan-out. Input coupling to sixteen-fan-out OCDN is shown in Figure
3-15. Table 3-3 shows the optical power loss and signal uniformity. The
test structures with one-to-sixteen beam splitters have shown a positive
results with an average excess loss of 3.69 dB and signal uniformity of
1.44 dB at the wavelength of 1550 nm.
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Table 3-3 Total Excess Losses for l-to-16 Splitter Test Structure.
Channels
Power(dB)
Channels
Power(dB)
Channels
Power(dB)

1
-3.44
8
-4.05
15
-4.35

2
-3.49
9
-3.30
16
-4.57

4
3
-3.96
-3.89
11
10
-3.79
-3.88
Average
-3.69

5
-3.13
12
-3.41
STD
0.41

7
6
-3.52
-3.20
14
13
-3.61
-3.38
Uniformity
1.44

* The signal wavelength is 1550 nm and the total excess losses include losses from fiber
to-waveguide coupling, waveguide propagation, waveguide bending, Y-branch, and
waveguide-to-fiber coupling.
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Figure 3-15. Sixteen Fan-Out OCDN Prototype Input Coupling
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CHAPTER 4

PROTOTYPE FABRICATION AND
CHARACTERIZATION

Prototype Fabrication and Procedures
In this section, the procedures of the fabrication process are
described. Figure 4-1 and Figure 4-2 show the overall fabrication
procedures for mirrors and through-holes. The difference between the
fabrications of these two m icrostructures is a lithography process.

(a) Base Clean

(b) Oxidation

58
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(c) Spin Coating, Exposure and Development

(d) Oxide Etch and Photoresist Removal

(e) Silicon Etching on Back Side
& Front Side Oxide Removal

(f)

Aluminum Coating

Fig 4-1. Fabrication Process of Silicon Mirror
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Back-side

SiO-;
J

Front-side (“Waveguide side)

(a) OE-MCM Substrate

i

1

!

(b) Back-side Lithography and Oxide Etching

(c) Bulk Micromachining

Figure 4-2. Fabrication Process of Through-Holes
•Detailed waveguide layers are shown in figure 1-4.

Based on the schematic diagrams shown above, each procedure is
described here along with skillful tips.
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Base Clean
The purpose of this procedure is to remove all the organic dirt from
the surface of the silicon wafers prior to processing. To prepare the base
cleaning solution, am m o n iu m hydroxide ( NHtOH27% aqueous solution)
and deionized water (DI H20 ) are mixed in a beaker. Then slowly, the
solution is heated on a h o t plate to between 75°C and 80°C, and then the
beaker is removed from the hot plate, and hydrogen peroxide (H 20 2 3096
aqueous solution) is added. The solution will bubble after 1-2 minutes
when it is ready for use. After submerging the wafers into the solution for
15 minutes, the beaker containing the solution and wafers is placed under
running DI HzO for 3 m inutes. During the base cleaning, contaminants
tend to float to the top of the solution; therefore, during the DI H20 rinse,
it is im portant to flush the water in the beaker several times without
allowing the wafers to break the surface of the liquid.
Oxidation
To mask the regions we do not want attacked by anisotropic (wet)
silicon etchant when the microstructures are formed, we need to grow a
silicon dioxide layer on our silicon substrate. There are two main chemical
mechanisms for the growth of oxide by this process. If the oxide grows in
the presence of molecular oxygen, a high-quality oxide would be
generated, but fairly slowly:

S i+0

, —> S iO z
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If we bubble the oxygen through water (In our case at a flow rate of 0.3
L/min. at ~ 99°C) we can increase the rate of growth. We then form oxide
via the following reaction, with hydrogen as a by-product:

S

i

—y 5 /O j

/■/j

This so-called wet oxide is typically not as high quality as that grown by
dry oxide as far as adhesion and other properties are concerned. However,
it is generated at a m uch faster rate. Since the etching time required for
creating the m irrors is m ore than 40 hours, enough thick oxide layers
were grown on the silicon surface. Using a quartz-tube oxidation furnace,
oxide was grown on both sides of the wafers. Typically, there is a ‘flat
zone’ from 10 - 16” somewhere along the length of the furnace where the
temperature remains approximately constant. With the help of the push
rod, a quartz boat where wafers are loaded is inserted into this region of
the furnace very slowly to prevent

sudden thermal shock. The

procedure for growing the oxide is to use 30 minutes of dry oxidation, 15
hours of wet oxidation, and 30 minutes of dry oxidation in order to obtain
good quality oxides at the surface and silicon interface and still grow the
oxide in an efficient manner. The oxide thickness was measured by using
a Gaertner ellipsometer.
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Table 4-1. Oxide Thickness
Wafers
1
2
3
4
5

Oxide Layer Thickness (pm)
Back Side
Front Side
1.69
1.69
1.73
1.72
1.71
1.73
1.72
1.72
1.73
1.73

Photoresist Spin Coating
In order to perform optical lithography (transferring layered
patterns across the wafer to mask certain regions), we must employ a
material that changes its solubility when exposed to this type of radiation.
Photoresists (PRs) are organic, polymer-based molecules that either
become more or less susceptible to dissolution in a developing solution
when exposed to radiation (meaning any portion of the material exposed
to UV radiation would be dissolved away by the developer, in our case
S-351). This allows us to generate patterns by selectively removing or
leaving parts of the PR layer on top of the substrate. The photoresist
employed was a micro-positive S 1800 series photoresist manufactured by
Shipley. S 1800 series are sensitive to light in the UV range and were used
to protect the silicon dioxide mask layer from the buffered oxide etching
(BOE or BHF) solution when it was used for opening a window in order to
form the microstructures in the next step.
Before doing the photoresist spin coating, there is a preparation
step for increasing the adhesion of the photoresist. It is a dehydration
bake. The wafers are baked in the oven at 200°C for 30 minutes and then
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cooled down at room temperature. After this step, the wafers are ready
for a spin coating. If the photoresist is stored in the refrigerator, it is
necessary for it to warm up to room temperature. HMDS (hexa-ethyl
dislazane) was used as an adhesion promoter, and a micro-positive S 1800
series photoresist was used for spin coating. The table below relates
specific S 1800 series products to corresponding film thickness at 3000 to
6000 rpm. The standard product nam e is derived from the coating
thickness at 4000 rpm spin speed.
For this project, 3-inch thick silicon wafers were used. Because of
the heavy weight, a high enough rpm could not be reached to obtain the
thin layer of photoresist. Therefore, S 1805 photoresist was chosen, and
s p in n in g time was increased to obtain uniformly covered thin film. Table

4-3 shows the photoresist spin coating speed and times for 3 inch-thick
silicon wafers.
Next, the photoresist was hardened by soft baking so sticking or
sm earing would not occur during the mask-wafer alignment necessary for
exposure. This was done in an oven at 90°C for about 30 minutes.
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Table 4-2. Photoresist Thickness vs RPM

Product
Type
1805
1811
1813
1815
1818
1822

Micro-Positive 1800 Series Photoresist
Photoresist Thickness (nm)
SOOOrpm
3000 rpm
4000rpm
0.41
0.54
0.46
0.93
1.23
1.06
1.14
1.51
1.28
1.34
1.78
1.53
1.59
2.10
1.82
1.95
2.58
2.20

6000rpm
0.36
0.83
1.02
1.22
1.45
1.77

Table 4-3. HMDS/PR Spin RPM and Times
Cycle
Spread
Spin

HMDS
Spin Speed (rpm)
10
400
60
1200

Photoresist
Time (secs)
10
400
1200
60
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Alignment. Exposure and Development
Alignment is the m ost important of all the steps because we can not
fabricate the precise microstructures if the alignment error is too big.
During the soft bake, the aligner m ust be warmed up to stabilize the UV
(ultra violet) light. Once the soft bake is finished, the wafers are cooled
down at room temperature, and a mask and a wafer are loaded into the
chamber. Then a wafer edge is aligned to the alignment marks on the mask.
The exposures take place in the spectral output range of 350 - 450 nm for
nine and half seconds. The next procedure is development of S 1805
photoresist. Its purpose is to remove the area of the photoresist film
exposed to UV light from the wafers. The preparation and procedures are
as follows:
a. Mix 5 parts of DI water with Shipley 351 developer.
b. Im m erse the wafer into the developer solution for 1 minute.
c. Rinse the wafer under running DI water for 1 minute.
d. Blow dry with filtered nitrogen.
After this step, inspection with a microscope is required. If any mistakes
are found, every step after the oxidation should be repeated. Figure 4-3
shows the patterns after development.
Hard Bake and Back Side Protection
After the lithography, a hard bake is necessary to harden the
photoresist and to remove the solvent to make it etch resistant. The hard
bake procedure is the same as the soft bake procedure, except for the
tem perature setting.
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►

<110> direction

Figure 4-3. After Development
The hard bake is done at 105°C±5°C. Now, the wafers are ready for oxide
e tch in g, but sometimes photoresist stripping can occur during this

process if the wafer is not dry enough or clean enough [3]. Since this
project requires a long wet anisotropic etching, the back sides of the
wafers should be protected perfectly. In addition, back side spin coating is
not desirable because the vacuum pressure between a wafer an d a chuck
may cause damages on the front side (patterned side) of the wafer. The
other problem is protecting the edge. Since the edge side of th e wafer is
rough compared to the polished surface, the oxide growth rate is low, and
this condition makes it hard to cover the edge with photoresist. To solve
these problems, the method used to protect an edge and back side of the
wafer is as follows:
a. Prepare 4-inch glass wafers and AZ photoresist.
b. Spread photoresist on the glass wafer.
c. Put the silicon wafer on the glass wafer.
d. Bake at 60°C for 12 hours.
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Isotropic E tching

One

of

the

m ost

frequently

encountered

photolithographic

processes in monolithic integrated-drcuit fabrication is the selective
etching of thermally grown Si02 on silicon substrates. Wet chemical
etching using HF or buffered HF is the m ost popular means for
accomplishing this process. SiOz is readily attacked by room temperature
HF, while silicon is not. It is therefore possible to selectively remove Si02
with HF solutions. As supplied by the m anufacturers of electronic grade
chemicals, the HF concentration is 4996 aqueous solution. This is too
strong a concentration for a controlled pattern definition. The HF can be
diluted to 5 to 1096 with DI water for a more controlled etch. Diluted HF
loses its acidity during the etched process and m ust be replaced
frequently. A m ore common etchant contains a buffering agent like
am m on iu m fluoride ( at/ 4f ) , which helps m aintain a constant add-base

ratio. In this project, the silicon dioxide was etched in BOE (Buffered Oxide
Etching)

solution.

Since

the

measured oxide

thickness

with the

ellipsometer was 1.8 pm, etching time was 18 minutes.
The etchant of the BOE is a mixture of 6 parts of NHAF and one part
of HF (4996 aqueous solution). One interesting fact is that silicon is
hydrophobic and silicon dioxide is hydrophilic. So the end point of etching
can be easily seen. It is recommended, however, to check the etch result
under the microscope because there may be little residual oxide spots.
After this step, the photoresist is stripped using acetone, and the wafers
are base deaned to remove any organic dirt.
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A nisotropic Wet Chem ical F.trhing nf Silicon

Anisotropic wet chemical etching requires careful attention. Even
though TMAH etchant is a nontoxic material, it is very harmful to skin. To
obtain the best results, careful measurements of the etch rate and
temperature control of the etchant are required. Figure 4-4 shows the
etching system for the bulk micromachining of silicon.
Etching of the silicon wafer is processed at different temperatures to
measure the etch rate and investigate the surface quality. Since the target
etch depth is 1200 ~ 1300 pm, both a higher etch rate and a good surface
quality are needed to obtain the best reults. Table 4-4 shows the etch rate
of silicon at various temperatures. The data reveals that the etch rate
increases as the tem perature increases. The surface quality, however,
degrades at 90°C or higher. Thus it is concluded that 85°C is the optimum
temperature for the etching process. After finishing the wet etching
process, the residual oxide thicknesses of the wafers are measured. Only
0.3 inn is etched in TMAH, and this value is negligible compared to the
1250 nm silicon etch. So, the oxide layer on the silicon wafer acts as a
good m ask layer for the TMAH etching process.
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Temperature
Probe

Water output

—

Water input

Condi

Water Faucet

;er

Teflon Coated
5-Liter Beaker

Hot Plate
Sink

Figure 4-4 Anisotropic Etching System
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Table 4-4 Etch Rate of Silicon Mirror
Temperature (°C)
70
75
80
85
90
95

Etch Rate (nm/hr)
14.3
17.0
19.8
25.6
35.5
45.5

The final step after anisotropic wet etching is a base clean of the silicon
wafers to remove any organic etchant. This process is described in
previous pages, and the residual oxide is removed by using BOE. After all
fabrication steps, the aluminum is coated by using a sputtering machine to
increase the reflectivity. The reflectivity of the silicon micromachined
mirror array was 30%, but it was increased to 94% after the aluminum
coating. This is shown at figure 4-6.
Through-Holes
The process of making through-holes on MCM substrate is very
similar to the process of mirror fabrication steps. The only difference is
the lithography process. Infrared (IR) aligner is used for back side
alignment and exposure. In this process, etching takes place on both the
front side and back side simultaneously. However, there is a slight etch
rate difference between the front side and the back side of the MCM
substrate.
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Table 4-5. Etch Rate of the MCM Substrate

Temperature (°C)
85
90

Etch Rate per Hour (pm/hr)
Back Side
Front Side
22.15
19.28
27.3
23.8

In Figure 4-5, (a) shows the substrate when the through-hole has ju st been
created, an d (b) shows the through-hole after the complete etching process.

(a) When through-hole is created

(b) After Complete Etching

Figure 4-5 Fabrication of Through-Hole
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From Table 4-5 and Figure 4-5, it is shown that the back side of the
substrate has a faster etch rate. This is because the back side opening has
larger areas that interact with etchant. The dimensions of the openings are
shown in table 4-6.
Table 4-6. Dimensions for Opening Squares on MCM Substrate

Front Side
Back Side

Size of Opening Squares
1200 nm x 1200 nm
5000 jim x 4000 nm

Measurement Results and Characterizations
Bulk micromachining of silicon using a TMAH provided good etching
selectivity and a well-controlled etch rate. Only 0.3 fim of the silicon
dioxide layer was etched away during more than 40 hours of etching at
85°C. When this value is compared to the 1250 urn etch of silicon, it is
negligible, and the selectivity is more than 4000. With a determined etch
rate and etch selectivity of the TMAH etchant, deep and high quality
silicon micromachined structures were fabricated. One interesting fact is
that the fabricated structure shows the shape of a table cloth on the
comer intersections, even though there is no under cutting. The fabricated
silicon mirror prototypes have uniform and repeatable beam guiding
performances at the wavelength of 1550 nm. Figure 4-6 shows th e beam
reflectivity of the silicon micromachined mirror. Alum inum was coated on
the silicon mirror arrays to improve the I/O coupling efficiencies of the
mirror arrays. Also, Figure 4-6 gives the comparison of the silicon mirror
array reflectivity before and after the aluminum coating. It shows that the
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reflectivity increased from 30% to 94% after the aluminum coating.
Micromachined silicon m irrors array substrate and the sixteen-fan
out optical clock distribution network (OCDN) with through-holes were
assembled to build an MOEMS prototype. Figure 4-7 shows the assembled
OE-MCM prototype and displays the laser beams of 635 nm wavelength at
the sixteen fan-out nodes. This OE-MCM has a silicon m irror substrate
underneath the optical waveguide layers, which are on the top surface of
OE-MCM substrate. The laser signals are coupled into the OE-MCM by using
the fiber-to-waveguide b u tt coupler. In addition, the total excess loss of
sixteen-fan-out OE-MCM protype was measured at the wavelength of 1550
nm. Table 4-7 shows the total excess loss for assembled sixteen-fan-out
OCDN signal propagation. The total loss includes fiber-to-waveguide
coupling, waveguide propagation, waveguide bending, Y-branch, and
through-hole output coupling losses. In this situation, the through-hole
output coupling loss includes the losses due to m irror reflectivity,and
waveguide-to-mirror coupling efficiencies associated with m irror size. The
through-hole output coupling losses also include separation between
waveguide end-facet and micromachined silicon mirrors.

Table 4-7 Excess Losses at l-to-16 Fan-Out
Channels
Power(dB)
Channels
Power(dB)
Channels
Power(dB)

1
-13.4
8
-13.4
15
-13.6

2
-13.6
9
-13.8
16
-13.4

4
3
-13.2
-13.0
11
10
-13.4
-13.2
Average
-13.4

5
-13.2
12
-13.2
STD
0.21

7
6
-13.0
-13.6
14
13
-13.6
-13.4
Uniformity
0.76
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Figure 4-6. Beam Reflectivity of Silicon Mirror
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Figure 4-7. Assembled OE-MCM Prototype
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CHAPTER 5

CONCLUSION AND FUTURE WORK

Conclusion
Throughout this dissertation, the main effort was the design and
fabrication of the micromachined silicon mirror array th at has an etching
depth of around 1250 jtm. Since the mirror has the form of a convex
structure, many possible structures were tested at various temperatures to
obtain the proper design parameters for a m ask layer design that
prevented comer undercutting during a long etching process. The
fabricated mirrors have a sm ooth surface quality and are coated with
alu m in u m . The beam reflectivity measurement shows 94%.

Fabrication of through-holes across MCM substrate was easily
accomplished compared to the fabrication of the silicon mirror array.
Because the through-hole has a concave structure, we could calculate the
exact dimensions of the etched shape.
The MOEMS prototype, which contains the sixteen-fan-out OCDN on
the OE-MCM and the micromachined silicon m irror array, was built by
utilizing the silicon bulk micromachining technology, to addition, the
fabricated prototype was characterized by measuring the optical power
losses and signal uniformity. It was demonstrated th a t the OCDN itself
distributed the signal uniformly and split the power equally to each
sixteen fan-out node.
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After assembly with the micromachined silicon array, the prototype
still provided the uniform signal distribution with low excess loss. Figure
5-1 shows these results. From these facts, we concluded that fabricated
silicon microstructures were very successful.
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Figure 5-1. Excess Losses at Sixteen Fan-Out Nodes
* Plotted Using Table 3-3 and Table 4-7
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Future Research
In MOEMS prototype, 54.74° micromachined silicon mirror array was
used as a beam guiding device. To improve the OCDN signal output
coupling efficiency, design and fabrication of 45° mirror array that has to
have a etch depth of around 1250 nm is required.
In this dissertation, the passive optical elements were designed and
fabricated. The optical applications of MEMS can also be extended to the
fabrication of the movable structures such as microhinges and free-space
microoptical benches, which include microlenses, micropositioners,
microactuators, and actuated microstages. Therefore, the design and
fabrication of systems that utilize the active components such as laser
diodes, photodiodes and optical switches by the use of various
micromachining technologies will be the focus of future work.
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